CESE4005: Hardware Fundamentals

2024-2025, lecture 5

Introduction to Verilog: Part 2

Computer Engineering Lab

Faculty of Electrical Engineering, Mathematics & Computer Science 2024-2025

Anteneh Gebregiorgis



Some figures and text © 2021 Sarah Harris and David Harris

Delft University of Technology

Overview

- Recap
- Usage of the always statement
- More on blocking and nonblocking assignments
- Demo circuits
- D Flip-flop
- Finite State Machines
- Counters
- Adders
- Decoders



Order is not important



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a & b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
             output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
              output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                           Order is not
endmodule
                           important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
       a = 0; b = 1; c = 0;
       #10; a = 1;
   end
endmodule
```

Here, order is important. Starting from begin, statements are executed one after another (with delays)



```
module func1(input a, b, c,
               output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                              Order is not
endmodule
                              important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
                                   Here, order is important.
        a = 0; b = 1; c = 0;
                                   Starting from begin,
        #10; a = 1;
                                    statements are executed one
   end
                                    after another (with delays)
endmodule
```



```
module func1(input a, b, c,
               output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                              Order is not
endmodule
                              important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
                                   Here, order is important.
        a = 0; b = 1; c = 0;
                                   Starting from begin,
        #10; a = 1;
                                    statements are executed one
   end
                                    after another (with delays)
endmodule
```



```
module func1(input a, b, c,
               output y);
   wire n;
   assign y = n | c;
   assign n = a \& b;
                              Order is not
endmodule
                              important
module testfunc1();
   reg a, b, c;
   wire y;
   func1 dut(a, b, c, y);
   initial begin
                                   Here, order is important.
        a = 0; b = 1; c = 0;
                                   Starting from begin,
        #10; a = 1;
                                    statements are executed one
   end
                                    after another (with delays)
endmodule
```





Using the always block

In general **always** block can also be used with/without sensitivity list

When it has no sensitivity list, the block is evaluated whenever one of the module inputs change.

In general **always** block can also be used with/without sensitivity list

When it has no sensitivity list, the block is evaluated whenever one of the module inputs change.

When it has a sensitivity list, the block is evaluated whenever one of the signal in the sensitivity list changes value.

always @(a, b, cin)

In general **always** block can also be used with/without sensitivity list

When it has no sensitivity list, the block is evaluated whenever one of the module inputs change.

When it has a sensitivity list, the block is evaluated whenever one of the signal in the sensitivity list changes value.

always @(a, b, cin)

Where signal names in the sensitivity list may be preceded by **posedge** or **negedge** to indicate that evaluation is triggered by only a rising edge or falling edge event.

In general **always** block can also be used with/without sensitivity list

When it has no sensitivity list, the block is evaluated whenever one of the module inputs change.

When it has a sensitivity list, the block is evaluated whenever one of the signal in the sensitivity list changes value.

```
always @(a, b, cin)
```

Where signal names in the sensitivity list may be preceded by **posedge** or **negedge** to indicate that evaluation is triggered by only a rising edge or falling edge event.

For flip-flops (registers), latches and combinational circuits the usage of respectively **always_ff**, **always_latch** and **always_comb** is preferred.

An **always_comb** block can be used to describe a combinational circuit.

An always_comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);

```
wire p,q;
```

always_comb

begin

```
p = a ^ b;
g = a & b;
s = p ^ cin;
cout = g | (p & cin);
end
endmodule
```

An always_comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);

```
wire p,q;
```

always comb

begin

p = a ^ b; g = a & b; s = p ^ cin; cout = g | (p & cin); end endmodule



An always_comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);



endmodule

An **always** comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);

```
wire p,q;
```

always comb

begin

```
p = a ^ b;
   a & b;
 =
```

```
p ^ cin;
s =
```

```
cout = g | (p \& cin);
```



end

The block is evaluated whenever one of the inputs (a, b or cin) change. endmodule

It is important that you specify the value of all outputs in all cases.

Otherwise, unwanted latches may be created during synthesis.

An **always** comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);

```
wire p,q;
```

always comb

begin

```
p = a ^ b;
q = a \& b;
s = p \wedge cin;
```

```
cout = g | (p \& cin);
```

q S cin b cout a p

end

The block is evaluated whenever one of the inputs (a, b or cin) change. endmodule

It is important that you specify the value of all outputs in all cases. Otherwise, unwanted latches may be created during synthesis.

ok

```
always comb begin
   if (s = 1) begin
   y = x1;
   else y = x0;
   end
end
```

An always_comb block can be used to describe a combinational circuit.

module FA(input a, b, cin,

output s, cout);

```
wire p,q;
```

always comb

begin

```
p = a ^ b;

g = a \& b;

s = p ^ cin;
```

```
cout = g | (p \& cin);
```



end

The block is evaluated whenever one of the inputs (a, b or cin) change.

It is important that you specify the value of all outputs in all cases. Otherwise, unwanted latches may be created during synthesis.

always_comb begin		always comb begin
if $(s = 1)$ begin		if $(s = 1)$ begin
y = x1;		y = x1;
end		end
end	ok	end

wrong

- <= is a **nonblocking** assignment: **do not block** the execution of the next statements. The order of the assignments is not important.
- = is a **blocking** assignment. **blocks** the execution of the next statements. The order of the assignments is important.

- <= is a **nonblocking** assignment: **do not block** the execution of the next statements. The order of the assignments is not important.
- = is a **blocking** assignment. **blocks** the execution of the next statements. The order of the assignments is important.

- <= is a **nonblocking** assignment: **do not block** the execution of the next statements. The order of the assignments is not important.
- = is a **blocking** assignment. **blocks** the execution of the next statements. The order of the assignments is important.



- <= is a **nonblocking** assignment: **do not block** the execution of the next statements. The order of the assignments is not important.
- = is a blocking assignment. blocks the execution of the next statements. The order of the assignments is important.





For **always_com** blocks it is ok to use blocking assignments:

For **always**_com blocks it is ok to use blocking assignments:

For always_com blocks it is ok to use blocking assignments:



For always_com blocks it is ok to use blocking assignments:

```
module FA(input a, b, cin,
               output s, cout);
wire p,q;
always comb
begin
   p = a ^ b;
   q = a \& b;
   s = p \wedge cin;
   cout = q | (p \& cin);
end
endmodule
```



Best practice:

- → Only use non-blocking assignment for sequential logic (e.g., FF)
- → Mainly use blocking assignment for combinational logic

Rules for Signal Assignment

 Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

Rules for Signal Assignment

 Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

always_ff @(posedge clk)
q <= d; // nonblocking</pre>
Rules for Signal Assignment

 Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)

always_ff @(posedge clk)

q <= d; // nonblocking</pre>

• Simple combinational logic: use continuous assignments (assign...)

assign y = a & b;

Rules for Signal Assignment

 Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)
 always ff @ (posedge clk)

q <= d; // nonblocking</pre>

• Simple combinational logic: use continuous assignments (assign...)

```
assign y = a & b;
```

- More complicated combinational logic: use always_comb and blocking assignments (=)
- In an <u>always_comb</u> block, assign a value to *each* output for *all* input combinations.

Rules for Signal Assignment

 Synchronous sequential logic: use always_ff @ (posedge clk) and nonblocking assignments (<=)
 always_ff @ (posedge clk)

q <= d; // nonblocking</pre>

• Simple combinational logic: use continuous assignments (assign...)

```
assign y = a & b;
```

- More complicated combinational logic: use always_comb and blocking assignments (=)
- In an always_comb block, assign a value to *each* output for *all* input combinations.
- Assign a signal in *only one* always statement or continuous assignment statement. → *avoids conflicting signal assignment*

Demo circuits: seven segment display

A combinational circuit for a seven-segment display decoder that uses a case statement

Demo circuits: seven segment display

A combinational circuit for a seven-segment display decoder that uses a case statement

```
module sevenseg(input [3:0] data,
                  output [6:0] segments);
always comb
begin
   case(data)
       0:
               segments = 7'b111 1110;
               segments = 7'b011 0000;
       1:
       2:
               segments = 7'b110 1101;
               segments = 7'b111 1001;
       3:
               segments = 7'b011 0011;
       4:
               segments = 7'b101 1011;
       5:
               segments = 7'b101 1111;
       6:
        7:
               segments = 7'b111 0000;
               segments = 7'b111 1111;
       8:
               segments = 7'b111 0011;
       9:
       default: segments = 7'b000 0000;
   endcase
end
```

endmodule

Demo circuits: seven segment display

A combinational circuit for a seven-segment display decoder that uses a case statement

```
module sevenseg(input [3:0] data,
                   output [6:0] segments);
always comb
begin
   case(data)
        0:
                segments = 7'b111 1110;
                segments = 7'b011 0000;
        1:
        2:
                segments = 7'b110 1101;
        3:
               segments = 7'b111 1001;
                segments = 7'b011 0011;
        4:
                segments = 7'b101 1011;
        5:
        6:
               segments = 7'b101 1111;
        7:
                segments = 7'b111 0000;
        8:
                segments = 7'b111 1111;
                segments = 7'b111 0011;
        9:
       default: segments = 7'b000 0000;
   endcase
```

end

endmodule



Demo circuits: priority circuit

A priority circuit that uses a nested if-else statement

Demo circuits: priority circuit

A priority circuit that uses a nested if-else statement

Demo circuits: priority circuit

A priority circuit that uses a nested if-else statement

Synthesis:



Demo circuits: priority circuit with don't cares

- Truth tables may include don't cares to allow more logic simplification.
- The following shows how to describe the previous priority circuit with a case statement, which allows don't cares to be used.

Demo circuits: priority circuit with don't cares

- Truth tables may include don't cares to allow more logic simplification.
- The following shows how to describe the previous priority circuit with a case statement, which allows don't cares to be used.

endcase

end

endmodule

Demo circuits: priority circuit with don't cares

- Truth tables may include don't cares to allow more logic simplification.
- The following shows how to describe the previous priority circuit with a case statement, which allows don't cares to be used.

```
module priority case(input [3:0] a,
                       output [3:0] y);
                                                     a[3:0]
  always comb
begin
    case(a)
      4'b1???: y = 4'b1000; // ? = don't care
      4'b01??: y = 4'b0100;
      4'b001?: y = 4'b0010;
      4'b0001: y = 4'b0001;
      default: y = 4'b0000;
   endcase
end
endmodule
```

Synthesis:



```
always_ff @(posedge clk) // on a rising clock edge
    q <= d; // q gets the value of d
endmodule
```



Describing a D flip-flop with reset

It is good practice to use resettable registers so that on powerup you can put your system in a known state.

Describing a D flip-flop with reset

It is good practice to use resettable registers so that on powerup you can put your system in a known state.

with synchronous reset, the reset is done only on rising clock edge

```
always_ff @(posedge clk)
if (reset = 1) q <= 0;
else q <= d;</pre>
```

Describing a D flip-flop with reset

It is good practice to use resettable registers so that on powerup you can put your system in a known state.

with synchronous reset, the reset is done only on rising clock edge

```
always_ff @(posedge clk)
    if (reset = 1) q <= 0;
    else q <= d;</pre>
```

with asynchronous reset, the reset is done any moment reset becomes 1

```
always_ff @(posedge clk, posedge reset)
  if (reset = 1) q <= 0;
  else q <= d;</pre>
```

The block **always_latch** is used to describe a latch



The block **always_latch** is used to describe a latch



The block **always_latch** is used to describe a latch



The block **always_latch** is evaluated whenever one of the inputs (**clk** or **d**) changes value

The block **always_latch** is used to describe a latch



The block **always_latch** is evaluated whenever one of the inputs (**clk** or **d**) changes value

Normally, it is not a good idea to use latches in your circuit: they are transparent as long as clk = 1, so problematic combinational feedback loops may occur.

Registers

The following example shows a 4-bit register with asynchronous reset and enable. It retains its old value if both reset and en are FALSE. The following example shows a 4-bit register with asynchronous reset and enable. It retains its old value if both reset and en are FALSE.

```
// asynchronous reset
always_ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else if (en) q <= d;</pre>
```

endmodule

The following example shows a 4-bit register with asynchronous reset and enable. It retains its old value if both reset and en are FALSE.

```
// asynchronous reset
always_ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else if (en) q <= d;</pre>
```

endmodule



• Three blocks:

- next state logic
- state register
- output logic

Moore FSM



Mealy FSM



• Three blocks:

- next state logic
- state register
- output logic









- next state logic
- state register
- output logic





Time	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇
Input	0	0	1	1	1	0	1	1
State	EVEN	EVEN	EVEN	ODD	EVEN	ODD	ODD	EVEN
Output	0	0	0	1	0	1	1	0



Time	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇
Input	0	0	1	1	1	0	1	1
State	EVEN	EVEN	EVEN	ODD	EVEN	ODD	ODD	EVEN
Output	0	0	0	1	0	1	1	0



Time	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇
Input	0	0	1	1	1	0	1	1
State	EVEN	EVEN	EVEN	ODD	EVEN	ODD	ODD	EVEN
Output	0	0	0	1	0	1	1	0



Time	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇
Input	0	0	1	1	1	0	1	1
State	EVEN	EVEN	EVEN	ODD	EVEN	ODD	ODD	EVEN
Output	0	0	0	1	0	1	1	0



Time	t _o	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇
Input	0	0	1	1	1	0	1	1
State	EVEN	EVEN	EVEN	ODD	EVEN	ODD	ODD	EVEN
Output	0	0	0	1	0	1	1	0



```
1
module EvenOddFSM(input clk, reset, in
                     output reg isEven);
reg state, nextstate;
parameter EVEN == 0;
                                                                                      EVEN
                                                                                                                                     <u>ODD</u>
Parameter ODD = 1;
                                                                     RESET
initial begin
                                                                                    isEven = 0
                                                                                                                                  IsEven = 1
           state = EVEN;
end
always ff @ (posedge clk, posedge reset) begin
    if (reset) state <= EVEN; // non-blocking <=
   else
              state <= nextstate;</pre>
end
   // next state logic
   always comb
    begin
     case (state)
        EVEN: begin
               isEven = 0;
               if(in) nextstate = ODD;
               else nextstate = EVEN;
           end
           ODD: begin
               isEven = 1;
               if(in) nextstate = EVEN;
               else nextstate = ODD;
           end
           default: begin
               isEven = 0'bx;
               nextstate = 0'bx;
           end
    endcase
end
endmodule
```
FSM Example 1: Even/Odd FSM

```
1
module EvenOddFSM(input clk, reset, in
                   output reg isEven);
reg state, nextstate;
parameter EVEN == 0;
                                                                               EVEN
                                                                                                                          ODD
Parameter ODD = 1;
                                                               RESET
initial begin
                                                                             isEven = o
                                                                                                                        IsEven = 1
          state = EVEN;
end
always ff @ (posedge clk, posedge reset) begin
    if (reset) state <= EVEN; // non-blocking <=
   else
             state <= nextstate;</pre>
end
                                                                      always ff @(posedge clk) begin
   // next state logic
   always comb
                                                                                if (reset) state <= EVEN;</pre>
   begin
                                                                          else
                                                                                            state <= nextstate;</pre>
    case (state)
       EVEN: begin
                                                                      end
              isEven = 0;
              if(in) nextstate = ODD;
              else nextstate = EVEN;
          end
          ODD: begin
              isEven = 1;
              if(in) nextstate = EVEN;
              else nextstate = ODD;
          end
          default: begin
              isEven = 0'bx;
              nextstate = 0'bx;
          end
    endcase
end
```

```
endmodule
```

FSM Example 1: Even/Odd FSM

```
1
module EvenOddFSM(input clk, reset, in
                   output reg isEven);
reg state, nextstate;
parameter EVEN == 0;
                                                                                EVEN
                                                                                                                            ODD
Parameter ODD = 1;
                                                                RESET
initial begin
                                                                              isEven = o
                                                                                                                         IsEven = 1
          state = EVEN;
end
always ff @ (posedge clk, posedge reset) begin
    if (reset) state <= EVEN; // non-blocking <=
              state <= nextstate;</pre>
   else
end
                                                                       always ff @(posedge clk) begin
   // next state logic
   always comb
                                                                                  if (reset) state <= EVEN;</pre>
                                           What is the difference?
    begin
                                                                            else
                                                                                             state <= nextstate;</pre>
    case (state)
        EVEN: begin
                                                                       end
              isEven = 0;
              if(in) nextstate = ODD;
              else nextstate = EVEN;
          end
          ODD: begin
              isEven = 1;
              if(in) nextstate = EVEN;
              else nextstate = ODD;
          end
          default: begin
              isEven = 0'bx;
              nextstate = 0'bx;
          end
    endcase
end
endmodule
```

FSM Example 1: Even/Odd FSM



```
endmodule
```

FSM Example 2: Sequence Detector

Moore FSM



Which sequence will be detected?

Sequence Detector FSM: Moore

```
parameter S0 = 00;
parameter S1 = 01;
parameter S2 = 10;
reg state, nextstate;
```

// state register

```
always ff @ (posedge clk, posedge reset)
      if (reset) state <= S0;</pre>
      else
                 state <= nextstate;</pre>
   // next state logic
   always comb
      case (state)
        S0:
                 if (a) nextstate = S0;
                 else
                         nextstate = S1;
        S1:
                 if (a) nextstate = S2;
                 else
                         nextstate = S1;
        S2:
                 if (a) nextstate = S0;
                         nextstate = S1;
                 else
        default:
                         nextstate = S0;
      endcase
   // output logic
   assign smile = (state == S2);
endmodule
```

Moore FSM







Sequence Detector FSM: Mealy







Sequence Detector FSM: Mealy

```
parameter S0 = 0;
parameter S1 = 1;
reg state, nextstate;
```

```
// state register
```

```
always ff @ (posedge clk, posedge reset)
      if (reset) state <= S0;</pre>
      else
                 state <= nextstate;</pre>
   // next state and output logic
   always comb begin
      // make sure smile receives value in all cases.
      smile = 1'b0;
      case (state)
                         nextstate = S0;
         S0:
                 if (a)
                 else
                          nextstate = S1;
                if (a) begin
         S1:
                          nextstate = S0;
                          smile = 1'b1;
                        end
                 else
                          nextstate = S1;
                          nextstate = S0;
         default:
     endcase
   end
endmodule
```







Sequence Detector FSM: Mealy

```
parameter S0 = 0;
parameter S1 = 1;
reg state, nextstate;
```

endmodule

```
// state register
always ff @ (posedge clk, posedge reset)
   if (reset) state <= S0;</pre>
   else
              state <= nextstate;</pre>
// next state and output logic
always comb begin
   // make sure smile receives value in all cases.
   smile = 1'b0;
   case (state)
      S0:
             if (a)
                       nextstate = S0;
             else
                       nextstate = S1;
             if (a) begin
      S1:
                       nextstate = S0;
                       smile = 1'b1;
                     end
                       nextstate = S1;
             else
                       nextstate = S0;
      default:
  endcase
end
```







FSM Testbench

```
`timescale 1ns/1ps
```

```
module seqDetectMoore_tb();
```

```
reg clk, reset, a;
wire smile;
```

```
seqDetectMoore dut (clk, reset, a, smile);
```

```
initial
    clk = 0;
always
    #10 clk = ~clk;
initial begin
    reset = 1; a = 0;
    #20; reset = 0;
    #20; a = 1;
end
```

endmodule

Moore FSM



FSM Testbench

```
`timescale 1ns/1ps
```

```
module seqDetectMoore_tb();
```

```
reg clk, reset, a;
wire smile;
```

```
seqDetectMoore dut (clk, reset, a, smile);
```

```
initial
   clk = 0;
always
   #10 clk = ~clk;
```

Moore FSM





FSM Testbench

```
`timescale 1ns/1ps
```

```
module seqDetectMoore tb();
```

```
reg clk, reset, a;
wire smile;
```

```
seqDetectMoore dut (clk, reset, a, smile);
```

```
initial
   clk = 0;
always
   #10 \ clk = ~clk;
```

```
initial begin
  #20; reset = 0;
  #20;
```

end

endmodule







Important: to avoid setup/hold time violations, do not change input signals on the rising clock edge. Instead, do it on the negative clock edge.

Counter

A counter can be considered as a FSM that adds 1 to its state in its next state logic. Usually there is no output logic.

Counter

A counter can be considered as a FSM that adds 1 to its state in its next state logic. Usually there is no output logic.



state \equiv count

Counter

A counter can be considered as a FSM that adds 1 to its state in its next state logic. Usually there is no output logic.

reg [7:0] next_count;

// register

```
always_ff@(posedge clk)
begin
   if (reset) count <= 0;
    else count <= next_count;</pre>
```

end

// next state logic

```
always_comb
begin
    if (enable) next_count <= count + 1;
    else next_count <= count;
end</pre>
```

enable next state logic k state reset

state \equiv count

Counter simulation

```
module counter_tb();
```

```
reg clk;
reg reset;
reg enable;
wire [7:0] count;
counter dut (clk, reset, enable, count);
always
  #10 \ clk = ~clk;
initial
  clk = 0;
initial begin
       reset = 1; enable = 0;
  #20; reset = 0;
  #40;
       enable = 1;
end
```

Counter simulation

```
module counter_tb();
```

endmodule

```
reg clk;
reg reset;
reg enable;
wire [7:0] count;
```

```
counter dut (clk, reset, enable, count);
```

```
always
  #10 clk = ~clk;
initial
  clk = 0;
initial begin
    reset = 1; enable = 0;
  #20; reset = 0;
  #40; enable = 1;
end
```



Half Adder

- Two 1-bit inputs
- Two 1-bit outputs

Full Adder

- Three 1-bit inputs
- Two 1-bit outputs

Half Adder

- Two 1-bit inputs
- Two 1-bit outputs

Full Adder

- Three 1-bit inputs
- Two 1-bit outputs





А

В

Half Adder

- Two 1-bit inputs
- Two 1-bit outputs



Full Adder

- Three 1-bit inputs
- Two 1-bit outputs



26

Half Adder

- Two 1-bit inputs •
- Two 1-bit outputs ٠



Full Adder

- Three 1-bit inputs
- Two 1-bit outputs •

ts
ts

$$S = A \oplus B \oplus C$$

 $C_{out} = MAJ(A, B, C)$
A B C C₀ S
0 0 0 0 0 0
0 0 1 0 1
0 1 0 1
0 1 0 1
1 0 0 0 1
1 0 1 1 1 0
1 0 1 1 1 0
1 0 1 0 1
1 1 1 1 1 1

В

Simple multi-bit adder

- Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay

Simple multi-bit adder

- Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay



Simple multi-bit adder

- Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay



- Commonly known as ripple-carry adder
 - Named from its carry-chain structure

Half Adder

- Two 1-bit inputs
- Two 1-bit outputs



Full Adder

- Three 1-bit inputs
- Two 1-bit outputs





Full Adder

- Three 1-bit inputs
- Two 1-bit outputs





Full Adder

- Three 1-bit inputs
- Two 1-bit outputs





 $S = A \oplus B \oplus C$



module HA(input A, B,
output S,C_{out});

assign S = a b ; assign C_{out} = a & b;

endmodule

Full Adder

- Three 1-bit inputs
- Two 1-bit outputs









module HA(input A, B,
output S,C_{out});

assign S = a b ; assign C_{out} = a & b;

endmodule

Full Adder

- Three 1-bit inputs
- Two 1-bit outputs





 $S = A \oplus B \oplus C$

module FA(input A, B, C
output S, C_{out});
Wire p,q;

assign p = B ^ A; Assign q= A & B; assign S = p ^ C; assign C_{out} = q | (p & C); endmodule

Behavioural verilog implemntation

```
module FA( input A, B, C
output S, C<sub>out</sub> );
Wire p,q;
```

```
assign p = B ^ A;
Assign q= A & B;
assign S = p ^ C;
assign C<sub>out</sub> = q | (p & C);
endmodule
```

Structural verilog implementation

Behavioural verilog implemntation

```
module FA( input A, B, C
       output S, C<sub>out</sub> );
       Wire p,q;
       assign p = B^A;
       Assign q= A & B;
      assign S = p ^ C;
       assign C_{out} = q | (p \& C);
       endmodule
                    Equivalent
module FA_Behavioral_( input A, B, C, output S, C<sub>out</sub> );
reg[1:0] temp;
always @(*)
begin
temp = {1'b0,A} + {1'b0,B}+{1'b0,C};
end
assign S = temp[0];
assign C<sub>out</sub> = temp[1];
```

endmodule

Structural verilog implementation

Behavioural verilog implemntation

```
module FA( input A, B, C
output S, C<sub>out</sub> );
Wire p,q;
```

```
assign p = B ^ A;
Assign q= A & B;
assign S = p ^ C;
assign C<sub>out</sub> = q | (p & C);
endmodule
```

```
Equivalent
```

```
module FA_Behavioral_( input A, B, C, output S, C<sub>out</sub> );
```

```
reg[1:0] temp;
```

```
always @(*)
begin
temp = \{1'b0,A\} + \{1'b0,B\} + \{1'b0,C\};
end
assign S = temp[0];
assign C<sub>out</sub> = temp[1];
endmodule
```

Structural verilog implementation



Behavioural verilog implemntation

```
module FA( input A, B, C
output S, C<sub>out</sub> );
Wire p,q;
```

```
assign p = B ^ A;
Assign q= A & B;
assign S = p ^ C;
assign C<sub>out</sub> = q | (p & C);
endmodule
```

```
Equivalent
```

module FA_Behavioral_(input A, B, C, output S, C_{out});

```
reg[1:0] temp;
```

```
always @(*)
begin
temp = {1'b0,A} + {1'b0,B}+{1'b0,C};
end
assign S = temp[0];
assign C<sub>out</sub> = temp[1];
endmodule
```

Structural verilog implementation



module HA(input A, B,
output S,C_{out});

assign S = a b ; assign C_{out} = a & b;

endmodule

Behavioural verilog implemntation

```
module FA( input A, B, C
output S, C<sub>out</sub> );
Wire p,q;
```

```
assign p = B ^ A;
Assign q= A & B;
assign S = p ^ C;
assign C<sub>out</sub> = q | (p & C);
endmodule
```

```
Equivalent
```

module FA_Behavioral_(input A, B, C, output S, C_{out});

```
reg[1:0] temp;
```

```
always @(*)
begin
temp = {1'b0,A} + {1'b0,B}+{1'b0,C};
end
assign S = temp[0];
assign C<sub>out</sub> = temp[1];
endmodule
```

Structural verilog implementation



module HA(input A, B,
output S,C_{out});

assign S = a b ; assign C_{out} = a & b;

endmodule

```
module FA( input A, B, C,
output S, C<sub>out</sub> );
wire c0,c1,so;
HA ha0(A, b, So, c0);
HA ha1(C, so, S,c1);
assign carry = c0 | c1 ;
endmodule
```

FA a0(a[0],b[0],c_{in},sum[0],carry[1]); FA a1(a[1],b[1],carry[1],sum[1],carry[2]); FA a2(a[2],b[2], carry[2],sum[2],carry[3]); FA a3(a[3],b[3],carry[3],sum[3],carry[4]); FA a4(a[4],b[4], carry[4],sum[4],carry[5]); FA a5(a[5],b[5],carry[5],sum[5],carry[6]); FA a6(a[6],b[6], carry[6],sum[6],carry[7]); FA a7(a[7],b[7],carry[7],sum[7], c_{out}); endmodule

Verilog for Ripple Carry Adder (RCA)

```
module nbit_RCA( input [7:0] a, [7:0] b, c<sub>in</sub>,
output [7:0] sum, c<sub>out</sub>);
wire [7:1] carry; /* transfers the carry between bits */
```

FA a0(a[0],b[0], c_{in} ,sum[0],carry[1]); FA a1(a[1],b[1],carry[1],sum[1],carry[2]); FA a2(a[2],b[2], carry[2],sum[2],carry[3]); FA a3(a[3],b[3],carry[3],sum[3],carry[4]); FA a4(a[4],b[4], carry[4],sum[4],carry[5]); FA a5(a[5],b[5],carry[5],sum[5],carry[6]); FA a6(a[6],b[6], carry[6],sum[6],carry[7]); FA a7(a[7],b[7],carry[7],sum[7], c_{out}); endmodule Carry propagation time is a problem!!
Verilog for Ripple Carry Adder (RCA)

```
module nbit_RCA( input [7:0] a, [7:0] b, c<sub>in</sub>,
output [7:0] sum, c<sub>out</sub>);
wire [7:1] carry; /* transfers the carry between bits */
```

FA a0(a[0],b[0], c_{in} ,sum[0],carry[1]); FA a1(a[1],b[1],carry[1],sum[1],carry[2]); FA a2(a[2],b[2], carry[2],sum[2],carry[3]); FA a3(a[3],b[3],carry[3],sum[3],carry[4]); FA a4(a[4],b[4], carry[4],sum[4],carry[5]); FA a5(a[5],b[5],carry[5],sum[5],carry[5]); FA a6(a[6],b[6], carry[6],sum[6],carry[7]); FA a7(a[7],b[7],carry[7],sum[7], c_{out}); endmodule Carry propagation time is a problem!!

Reduce the carry propagation time.

```
module nbit_RCA( input [7:0] a, [7:0] b, c<sub>in</sub>,
output [7:0] sum, c<sub>out</sub>);
wire [7:1] carry; /* transfers the carry between bits */
```

FA a0(a[0],b[0],c_{in},sum[0],carry[1]); FA a1(a[1],b[1],carry[1],sum[1],carry[2]); FA a2(a[2],b[2], carry[2],sum[2],carry[3]); FA a3(a[3],b[3],carry[3],sum[3],carry[4]); FA a4(a[4],b[4], carry[4],sum[4],carry[5]); FA a5(a[5],b[5],carry[5],sum[5],carry[6]); FA a6(a[6],b[6], carry[6],sum[6],carry[7]); FA a7(a[7],b[7],carry[7],sum[7], c_{out}); endmodule Carry propagation time is a problem!!

Reduce the carry propagation time.

How to do it? Complex adders with circuitry to detect carry generation/completion Not part of this lecture

- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder

- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder



- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder



Example: Three-to-eight decoder

- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder



х	У	Z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Example: Three-to-eight decoder

Truth table of a three-to-Eight (3:8) decoder

- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder



х	У	Z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Example: Three-to-eight decoder

Truth table of a three-to-Eight (3:8) decoder

O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	0 ₆	0 ₇
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

- Decoder is a combinational circuit that change the binary information into 2^N output lines
- Performs the reverse operation of encoder



х	У	Z
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Example: Three-to-eight decoder

Truth table of a three-to-Eight (3:8) decoder

O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	0 ₇
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

Converts binary information from *n* input lines to 2^{*n*} unique output

Or the circuit takes a binary number and converts it to an octal number

Three-to-eight decoder

Block diagram



Three-to-eight decoder

Block diagram



Logical expression

$$O_0 = x'.y'.z'$$

 $O_1 = x'.y'.z$
 $O_2 = x'.y.z'$
 $O_3 = x'.y.z$
 $O_4 = x.y'.z'$
 $O_5 = x.y'.z$
 $O_6 = x.y.z'$
 $O_7 = x.y.z$

Three-to-eight decoder

Block diagram



Logical expression

 $O_0 = x'.y'.z'$ $O_1 = x'.y'.z$ $O_2 = x'.y.z'$ $O_3 = x'.y.z$ $O_4 = x.y'.z'$ $O_5 = x.y'.z$ $O_6 = x.y.z'$ $O_7 = x.y.z$



O₀

O₁

O₂

O₃

O₄

O₅

O₆

0₇

Three-to-eight decoder

Block diagram



Three-to-eight decoder

Block diagram



4 to 16 decoder Can be built using 3 to 8 decoder

O₀

O₁

02

O₃

O₄

O₅

O₆

0₇

Three-to-eight decoder

Block diagram



 $O_7 = x.y.z$



4 to 16 decoder Can be built using 3 to 8 decoder



- Different portions of memory are used for different purposes: RAM, ROM, I/O devices
- Address decoding is the process of generating chip select (CS*) signals from the address bus for each device in the system

- Different portions of memory are used for different purposes: RAM, ROM, I/O devices
- Address decoding is the process of generating chip select (CS*) signals from the address bus for each device in the system
- The address bus lines are split into two sections
 - The N most significant bits are used to generate the CS* signals for the different devices
 - The M least significant signals are passed to the devices as addresses to the different memory cells or internal registers



- Let's assume a very simple microprocessor with 10 address lines (1KB memory)
- Let's assume we wish to implement all its memory space and we use 128x8 memory

- Let's assume a very simple microprocessor with 10 address lines (1KB memory)
- Let's assume we wish to implement all its memory space and we use 128x8 memory
- Solution
 - We will need 8 memory chips (8x128=1024)
 - We will need 3 address lines to select each one of the 8 chips
 - Each chip will need 7 address lines to address its internal memory cells

- Let's assume a very simple microprocessor with 10 address lines (1KB memory)
- Let's assume we wish to implement all its memory space and we use 128x8 memory
- Solution
 - We will need 8 memory chips (8x128=1024)
 - We will need 3 address lines to select each one of the 8 chips
 - Each chip will need 7 address lines to address its internal memory cells



3-to-8 decoder as a Full adder

• Truth table

3-to-8 decoder as a Full adder

• Truth table

<mark>row</mark>	x	у	Z	С	S
<mark>0</mark>	0	0	0	0	0
<mark>1</mark>	0	0	1	0	1
<mark>2</mark>	0	1	0	0	1
<mark>3</mark>	0	1	1	1	0
<mark>4</mark>	1	0	0	0	1
<mark>5</mark>	1	0	1	1	0
<mark>6</mark>	1	1	0	1	0
<mark>7</mark>	1	1	1	1	1

3-to-8 decoder as a Full adder

• Truth table

<mark>row</mark>	Х	у	Z	С	S
<mark>0</mark>	0	0	0	0	0
<mark>1</mark>	0	0	1	0	1
<mark>2</mark>	0	1	0	0	1
<mark>3</mark>	0	1	1	1	0
<mark>4</mark>	1	0	0	0	1
<mark>5</mark>	1	0	1	1	0
<mark>6</mark>	1	1	0	1	0
<mark>7</mark>	1	1	1	1	1

 $S(x, y, z) = \sum (1,2,4,7)$ $C(x, y, z) = \sum (3,5,6,7)$

3-to-8 decoder as a Full adder

• Truth table

<mark>row</mark>	x	у	Z	С	S
<mark>0</mark>	0	0	0	0	0
<mark>1</mark>	0	0	1	0	1
<mark>2</mark>	0	1	0	0	1
<mark>3</mark>	0	1	1	1	0
<mark>4</mark>	1	0	0	0	1
<mark>5</mark>	1	0	1	1	0
<mark>6</mark>	1	1	0	1	0
<mark>7</mark>	1	1	1	1	1

 $S(x, y, z) = \sum (1,2,4,7)$ $C(x, y, z) = \sum (3,5,6,7)$







E	А	В
0	х	х
1	0	0
1	0	1
1	1	0
1	1	1



				-	-
E	A	В	O ₀	0 ₁	02
0	x	х	0	0	0
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	0	0	0



-	-					
E	А	В	O ₀	0 ₁	O ₂	O ₃
0	х	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

```
module decoder2to4_tb();
    reg A, B, E;
    wire O<sub>0</sub>, O<sub>1</sub>, O<sub>2</sub>, O<sub>3</sub>;
    decoder2to4(.A(A), .B(B), .E(E, .O<sub>0</sub>(O<sub>0</sub>), .O<sub>1</sub>(O<sub>1</sub>), .O<sub>2</sub>(O<sub>2</sub>), .O<sub>3</sub>(O<sub>3</sub>));
    initial begin
```

Time =0, A=x, B= x, E=x \rightarrow O₀=x, O₁ =x, O₂ =x, O₃ =x

module decoder2to4_tb();
 reg A, B, E;
 wire O₀, O₁, O₂, O₃;
 decoder2to4(.A(A), .B(B), .E(E, .O₀(O₀), .O₁(O₁), .O₂(O₂), .O₃(O₃));
 initial begin
 A = 0; B = 0; E = 0; #10; //apply inputs, wait 10ns

Time =0, A=x, B= x, E=x \rightarrow O₀=x, O₁ =x, O₂ =x, O₃ =x Initialization \rightarrow Time =0, A=0, B= 0, E=0 \rightarrow O₀=0, O₁ =0, O₂ =0, O₃=0

```
module decoder2to4_tb();
reg A, B, E;
wire O<sub>0</sub>, O<sub>1</sub>, O<sub>2</sub>, O<sub>3</sub>;
decoder2to4(.A(A), .B(B), .E(E, .O<sub>0</sub>(O<sub>0</sub>), .O<sub>1</sub>(O<sub>1</sub>), .O<sub>2</sub>(O<sub>2</sub>), .O<sub>3</sub>(O<sub>3</sub>));
initial begin
A = 0; B = 0; E = 0; #10; //apply inputs, wait 10ns
E = 1; #10; //change the value of c, wait 10ns
```

Time =0, A=x, B= x, E=x \rightarrow O₀=x, O₁ =x, O₂ =x, O₃ =x Time =0, A=0, B= 0, E=0 \rightarrow O₀=0, O₁ =0, O₂ =0, O₃=0 Time =10, A=0, B= 0, E=1 \rightarrow O₀=1, O₁ =0, O₂ =0, O₃=0

```
module decoder2to4_tb();
reg A, B, E;
wire O<sub>0</sub>, O<sub>1</sub>, O<sub>2</sub>, O<sub>3</sub>;
decoder2to4(.A(A), .B(B), .E(E, .O<sub>0</sub>(O<sub>0</sub>), .O<sub>1</sub>(O<sub>1</sub>), .O<sub>2</sub>(O<sub>2</sub>), .O<sub>3</sub>(O<sub>3</sub>));
initial begin
A = 0; B = 0; E = 0; #10; //apply inputs, wait 10ns
E = 1; #10; //change the value of c, wait 10ns
B = 1; #10; //change the values of b, wait 10ns
```

```
Time =0, A=x, B= x, E=x \rightarrow O<sub>0</sub>=x, O<sub>1</sub> =x, O<sub>2</sub> =x, O<sub>3</sub> =x

Time =0, A=0, B= 0, E=0 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0

Time =10, A=0, B= 0, E=1 \rightarrow O<sub>0</sub>=1, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0

Time =20, A=0, B= 1, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =1, O<sub>2</sub> =0, O<sub>3</sub>=0
```

```
module decoder2to4_tb();
reg A, B, E;
wire O<sub>0</sub>, O<sub>1</sub>, O<sub>2</sub>, O<sub>3</sub>;
decoder2to4(.A(A), .B(B), .E(E, .O<sub>0</sub>(O<sub>0</sub>), .O<sub>1</sub>(O<sub>1</sub>), .O<sub>2</sub>(O<sub>2</sub>), .O<sub>3</sub>(O<sub>3</sub>));
initial begin
A = 0; B = 0; E = 0; #10; //apply inputs, wait 10ns
E = 1; #10; //change the value of c, wait 10ns
B = 1; #10; //change the values of b, wait 10ns
A = 1; B = 0; #10;
```

```
Time =0, A=x, B= x, E=x \rightarrow O<sub>0</sub>=x, O<sub>1</sub> =x, O<sub>2</sub> =x, O<sub>3</sub> =x

Time =0, A=0, B= 0, E=0 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0

Time =10, A=0, B= 0, E=1 \rightarrow O<sub>0</sub>=1, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0

Time =20, A=0, B= 1, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =1, O<sub>2</sub> =0, O<sub>3</sub>=0

Time =30, A=1, B= 0, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =1, O<sub>3</sub>=0
```

```
module decoder2to4 tb();
     req A, B, E;
     wire O_0, O_1, O_2, O_3;
     decoder2to4(.A(A), .B(B), .E(E, .O_0(O_0), .O_1(O_1), .O_2(O_2), .O_3(O_3));
     initial begin
      A = 0; B = 0; E = 0; #10; //apply inputs, wait 10ns
                               E = 1; \#10; //change the value of c, wait 10ns
                  B = 1; #10; //change the values of b, wait 10ns
      A = 1; B = 0; #10;
                  B = 1:
                                          #10;
     end
                                                                            Time =0, A=x, B= x, E=x \rightarrow O<sub>0</sub>=x, O<sub>1</sub> =x, O<sub>2</sub> =x, O<sub>3</sub> =x
                                                                           Time =0, A=0, B= 0, E=0 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0
                                                       Initialization ->
                                                                            Time =10, A=0, B= 0, E=1 \rightarrow O<sub>0</sub>=1, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub>=0
endmodule
                                                                            Time =20, A=0, B= 1, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =1, O<sub>2</sub> =0, O<sub>3</sub>=0
                                                                            Time =30, A=1, B=0, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =1, O<sub>3</sub>=0
                                                                            Time =40, A=1, B= 1, E=1 \rightarrow O<sub>0</sub>=0, O<sub>1</sub> =0, O<sub>2</sub> =0, O<sub>3</sub> =1
```

Verilog restirictions

• Always blocks: always blocks may be used in testbenches, or to build registers.

Verilog restirictions

- Always blocks: always blocks may be used in testbenches, or to build registers.
 - always blocks for registers must be of the form always @ (posedge Clock) and must use nonblocking assignment <=

Verilog restirictions

- Always blocks: always blocks may be used in testbenches, or to build registers.
 - always blocks for registers must be of the form always @ (posedge Clock) and must use nonblocking assignment <=
 - You may not put any combination logic in a register
 - In always @ (posedge Clock) block may not contain even a simple counter
Verilog restirictions

- Always blocks: always blocks may be used in testbenches, or to build registers.
 - always blocks for registers must be of the form always @ (posedge Clock) and must use nonblocking assignment <=
 - You may not put any combination logic in a register
 - In always @ (posedge Clock) block may not contain even a simple counter
- Variable index:
 - Variable-indexed shifts (<< or >>) and bit-selects (x[y] or x[y:z]) are not allowed

Verilog restirictions

- Always blocks: always blocks may be used in testbenches, or to build registers.
 - always blocks for registers must be of the form always @ (posedge Clock) and must use nonblocking assignment <=
 - You may not put any combination logic in a register
 - In always @ (posedge Clock) block may not contain even a simple counter
- Variable index:
 - Variable-indexed shifts (<< or >>) and bit-selects (x[y] or x[y:z]) are not allowed
- Looping:
 - The keywords forever, repeat, while, for, fork and join may appear only in testbenches

Verilog restirictions

- Always blocks: always blocks may be used in testbenches, or to build registers.
 - always blocks for registers must be of the form always @ (posedge Clock) and must use nonblocking assignment <=
 - You may not put any combination logic in a register
 - In always @ (posedge Clock) block may not contain even a simple counter
- Variable index:
 - Variable-indexed shifts (<< or >>) and bit-selects (x[y] or x[y:z]) are not allowed
- Looping:
 - The keywords forever, repeat, while, for, fork and join may appear only in testbenches
- Macros:
 - The keyword 'timescale must appear in every testbench, and nowhere else

- If you program sequentially, the synthesizer may add a lot of hardware to try to do what you say
- If you program in parallel (multiple "always" blocks), you can get nondeterministic execution
 - Which "always" happens first?
- You create lots of state that you didn't intend

if (x == 1) out = 0;

if (y == 1) out = 1; // else out retains previous state? R-S latch!

- You don't realize how much hardware you're specifying
 - x = x + 1 can be a LOT of hardware
- Slight changes may suddenly make your code "blow up"
 - A chip that previously fit suddenly is too large or slow

• Several common pitfalls which trap the novice Verilog programs

- Several common pitfalls which trap the novice Verilog programs
- Unlike Java or even C, Verilog does not check the types or widths of signals very seriously.

- Several common pitfalls which trap the novice Verilog programs
- Unlike Java or even C, Verilog does not check the types or widths of signals very seriously.
- In the below cases, the compiler may not warn you of your mistake

- Several common pitfalls which trap the novice Verilog programs
- Unlike Java or even C, Verilog does not check the types or widths of signals very seriously.
- In the below cases, the compiler may not warn you of your mistake

- Case1: Undeclared wires:
 - > Any undeclared signal is automatically treated as a 1-bit wire
 - Assigning to undeclared signals from an always or initial block -> results in compiler errors
 - > Forgetting to declare a bus or bit-vector will result in only the the 0th being connected properly

- Case2: width mismatch (small wires):
 - ➤ Connecting a small wire (e.g. 1-bit) to a large port (e.g., 4-bit) → cause port width mismatch
 - Some of the signals intended for the bus will be lost
 - > Only the lowest few bits will appear at the port

- Case2: width mismatch (small wires):
 - ➤ Connecting a small wire (e.g. 1-bit) to a large port (e.g., 4-bit) → cause port width mismatch
 - Some of the signals intended for the bus will be lost
 - > Only the lowest few bits will appear at the port

- Case3: width mismatch (large wires):
 - ➤ Connecting a large wire (e.g., 4-bit) to a small port (e.g., 1-bit) → cause port width mismatch
 - \succ Many waveforms will appear in blue \rightarrow denoting undriven signal

- 1. SVD System Verilog for Design \rightarrow Enhancements to design constructs
 - E.g., more data types unum, struct, class etc

- 1. SVD System Verilog for Design \rightarrow Enhancements to design constructs
 - E.g., more data types unum, struct, class etc
- 2. SVTB System Verilog for Testbench → biggest enhancement
 - Support all testbench modeling
 - Object oriented support
 - Creating constrained random stimulus, semaphore, concurrent process etc

- 1. SVD System Verilog for Design \rightarrow Enhancements to design constructs
 - E.g., more data types unum, struct, class etc
- 2. SVTB System Verilog for Testbench \rightarrow biggest enhancement
 - Support all testbench modeling
 - Object oriented support
 - Creating constrained random stimulus, semaphore, concurrent process etc
- 3. SVA System Verilog Assertions → features for temporal and concurrent assertions

- 1. SVD System Verilog for Design \rightarrow Enhancements to design constructs
 - E.g., more data types unum, struct, class etc
- 2. SVTB System Verilog for Testbench \rightarrow biggest enhancement
 - Support all testbench modeling
 - Object oriented support
 - Creating constrained random stimulus, semaphore, concurrent process etc
- 3. SVA System Verilog Assertions → features for temporal and concurrent assertions
- SVDPI System Verilog Direct Program Interface → features for better C/C++ integration

- 1. SVD System Verilog for Design \rightarrow Enhancements to design constructs
 - E.g., more data types unum, struct, class etc
- 2. SVTB System Verilog for Testbench \rightarrow biggest enhancement
 - Support all testbench modeling
 - Object oriented support
 - Creating constrained random stimulus, semaphore, concurrent process etc
- 3. SVA System Verilog Assertions → features for temporal and concurrent assertions
- SVDPI System Verilog Direct Program Interface → features for better C/C++ integration
- 5. SVAPI System Verilog Application Program Interface → features for better integration of APIs

Thank you